In response to indirect access instructions from the respective processors, the cache access controller accesses the cache memories other than the cache memory corresponding to the processor which has issued the indirect access instruction.
In addition, the systems have a CacheProtector feature which writes the contents of the RAID controller cache to flash memory if a power outage occurs.
The device controller comprises a cache memory for caching the data received from an application or a device driver and the data received from the target device and a control unit for transferring the data cached in the cache memory to the target device and the application or the device driver.
A cache memory controller section comprises a plurality of STBs for holding eight-byte store data transmitted from a computing unit, a plurality of WBs, a DATA-RAM, an FCDR, and an ECC-RAM.
Provided is a cache memory controller (100) connected to a main memory (10) having an instruction area for storing a first program, and a data area for storing data used by instructions included in the first program, and to an access master (1) for executing instructions included in the first program, wherein the controller is provided with: a cache memory (110) for storing a portion of the data in the main memory (10); and a data processing unit (140) that, prior to execution of a specific instruction by the access master (1), and in accordance with transfer scheduling information contained in the beginning address of the specific instruction, calculates an access interval on the basis of the number of instruction steps remaining from the address of the instruction currently being executed by the access master (1), to the beginning address of the specific instruction; and during this access interval, transfers data to be used by the specific instruction from the main memory (10) to the cache memory (110).
Each controller's cache memory could be expanded up to 32 GB, twice that of past models. The controllers supported dynamic cache residency (DCR), which continually keeps certain data in cache memory, so that the cache hit ratio for that data was always 100 percent.
Exemplele au rolul de a te ajuta să traduci cuvinte sau expresii corect si adaptat la context. Nu sunt selectate sau validate manual, așadar pot conține termeni inadecvați. Te rugăm să raportezi exemplele pe care le consideri inadecvate. Traducerile vulgare sau colocviale sunt în general marcate cu roșu sau cu portocaliu.
Înregistrează-te pentru a accesa mai multe exemple