Gesproken tekst vertalen, offlinefuncties, synoniemen, vervoegingen, educatieve spelletjes
Publiciteit
Registreer gratis: toegang tot meer resultaten en functies
timeout counter
Vertaling van "timeout counter" in Chinees
超时计数器
The control state machine 306 may also initiate the timeout counter, or first counter, that increments with each clock cycle, upon determining that inter-lane alignment is complete.
控制状态机306还可在确定通路间校准完成时启动在每个时钟周期增量的超时计数器（或称为第一计数器）。
The control state machine 306 may include two types of internal multi-device binary counters that increment at each clock cycle, e.g. a timeout counter, or a first counter, and a FIFO release counter, or a second counter.
控制状态机306可包括在每个时钟周期增量的两种类型的内部多设备二进制计数器，例如，超时计数器（或称为第一计数器）和FIFO释放计数器（或称为第二计数器）。
In addition, as each DFE chip completes its inter-lane alignment, the DFE chip starts a timeout counter that increments by one at each clock cycle.
另外，在每个DFE芯片完成其通路间校准时，DFE芯片启动在每个时钟周期下增加一的超时计数器。
However, if the timeout counter of any of the slave DFE chips reaches a timeout value before the slave DFE chip receives the synchronization signal from the master DFE chip, a synchronization error is reported and all of the counters of all of the DFE chips are reset.
但是，如果任何副DFE芯片的超时计数器在副DFE芯片从主DFE芯片接收同步信号之前达到超时值，报告同步错误，并重置所有DFE芯片的所有计数器。
Once the DFE chip designated as the master DFE chip completes its inter-lane alignment, such as when the master DFE chip generates an inter-lane alignment complete signal, the master DFE chip generates a synchronization signal, in addition to buffering data into its FIFO memories and starting its timeout counter.
指定为主DFE芯片的DFE芯片完成其通路间校准时，例如，主DFE芯片生成通路间校准完成信号时，主DFE芯片除将数据缓存在其FIFO存储器内并启动其超时计数器之外，还生成同步信号。
The master DFE chip may not need to start a FIFO release counter, since the master DFE chip's timeout counter may also function as its FIFO release counter.
主DFE芯片可不需要启动FIFO释放计数器，因为主DFE芯片的超时计数器还可起其FIFO释放计数器的作用。
As each slave DFE chip receives the synchronization signal, each slave DFE chip may start a FIFO release counter that increments by one at each clock cycle, and any slave DFE chips that have started their timeout counter may reset their timeout counter.
每个副DFE芯片接收同步信号时，每个副DFE芯片可启动在每个时钟周期下增加一的FIFO释放计数器，已经启动其超时计数器的任何副DFE芯片可重置其超时计数器。
Synoniemen voor timeout counter in het Engels
Woord & uitdrukking van de dag
Afbeelding van de dag
Resultaten: 7. Exact: 7. Verstreken tijd: 9 ms.
